Arbitrary digital pulse sequence generator with delay-loop timing
نویسندگان
چکیده
منابع مشابه
Synchronous delay based UWB pulse generator in FPGA
This paper presents an architecture for generating UWB pulses with a high centre frequency accuracy. The architecture allows to generate frequencies twice that of the FPGA clock using synchronous delays and is implementable in all types of FPGA. With a FPGA clock of 150MHz, we generate RF pulse of 300MHz with a maximum fractional bandwidth of 30%. The architecture also allows pulse width increm...
متن کاملManipulating Digital Patterns With a New Binary Sequence Generator
Fnou srupty BErNG A MATHEMATIcAL cuRroslry fifteen years ago, binary sequence generating shift registers have become important tools in a surprising range of applications. The random-like patterns of 1's and 0's generated by these circuits are used to obtain increased range in radars,' to encode and decode digital and analog data for secure storage and transmission,2 to encode and decode digita...
متن کاملA time-delay digital tanlock loop
We propose a nonuniform sampling digital tanlock loop (DTL) that utilizes a constant time-delay unit instead of the constant 90 phase shifter. The new structure reduces the complexity of implementation and avoids many of the practical problems associated with the digital Hilbert transformer like the approximations and frequency limitations. The time-delay digital tanlock loop (TDTL) preserves t...
متن کاملA Flexible Multichannel Digital Random Pulse Generator Based on FPGA
The present paper describes a multichannel digital random pulse generator implemented in a 65-nm FPGA device. The random time interval generation is based on inverse transformation method. The output pulse generation rate, pulse width and the probability distribution function (PDF) of each channel might be individually selected by the computer through a USB cable connection. Statistical propert...
متن کاملA digital chip timing recovery loop for band-limited direct-sequence spread-spectrum signals
Migration towards a full-digital implementation of modems is currently one of the main trends in transmission systems design. In this paper we describe a non coherent a11digital delay lock loop (DDLL) suited for chip timing synchronization in band-limited direct sequence spread spectrum (DS/SS) systems, and we thoroughly analyze its performance. The key features of this novel scheme are represe...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Review of Scientific Instruments
سال: 2018
ISSN: 0034-6748,1089-7623
DOI: 10.1063/1.5019685